Simply RISC - Experimenting with the S1 Core on FPGA
Simply RISC designs and supports free/libre open-source RISC processors, systems and peripherals
RISC, risc, simply, srisc, SRISC, verilog, hdl, vhdl, simulator, sparc, SPARC, mips, MIPS, PowerPC, powerpc, PPC, ppc, cache, dma, dmac, ddr, memory, icarus, iverilog, fpga, asic, synthesis, dc, design compiler
Is this your site? Certify your site and update informations
